Abstract
Introduction
In a general purpose simulator a linear static circuit analyzer plays a fundamental role since the simulation process involves repeated calls to this analyzer. Further, it is well known that combinatorial optimization problems such as the min cost flow can be posed as problem of analyzing circuits with current sources, voltage sources, positive resistors and diodes [4] . But so far this fact has only been of theoretical significance. In order to use DC analysis as a practical alternative to existing direct methods for solving such problems, the analyzer has to be made an order of magnitude faster. This has already been achieved in the DC analyzer details of which are being reported in this paper. Although the analyzer can handle practical diodes (without any dynamic element used for modeling) all the speedups achieved are because our linear static analyzer is very fast for circuits with positive resistors, voltage sources and current sources.
Why are conventional circuit simulators unsuitable for the types of circuits that arise when optimization problems are transformed? The primary reason is that conventional simulators use Modified Nodal Analysis (MNA) method. This is not suitable for the types of circuits that arise and also is incompatible with iterative methods of solution of linear equations. The min cost flow problem of n nodes and e edges transforms to an electrical network with n + 2e nodes, e + 1 current sources, e voltage sources and 2e diodes. The size of the matrix (to be LU factorized) that arises if MNA is used is (n + 3e − 1) × (n + 3e − 1), the additional e terms are due to the presence of voltage sources. This puts an extra burden on sparse LU solver [1] . Further, the e voltage sources cause e(≥ n) zero diagonal entries in the matrix. Iterative methods are essentially ruled out if linear equations have such coefficient matrices.
In contrast our DC analyzer rests on two main schemes: the two graph method [3] and the topological hybrid analysis (called N AL − N BK method) described in [7] and [6] . For the above mentioned min cost flow problem the two graph method yields a matrix of size (n + e − 1) × (n + e − 1). Thus when n is 100, 000 and e is 200, 000, the MNA generated matrix is (700, 000 × 700, 000) while ours is (300, 000 × 300, 000). Further the matrix is positive definite particularly suited for the (iterative) Conjugate Gradient (CG) method for solving linear equations.
Using our DC analyzer we could solve a min cost flow problem on 100, 000 nodes and 300, 000 edges within 5% of the optimum solution in 1.2 hrs. It appears that on planar circuits sparse LU method is faster than the Conjugate Gradient method. But on sparse nonplanar circuits the former performs unacceptably and extremely poorly while CG performs very well. Our simulator has provision for both methods of solution of linear equations. Our present version is built on public domain software for sparse LU and CG and also a simple version of the latter which was devel-oped in our department.
In section 2, a brief introduction of Two Graph Method and Modified Nodal Analysis is given. Section 3 provides the study of min cost flow analysis and its electrical equivalent circuit. In section 4 we have discussed experimental results. Conclusion is given in section 5.
Modified Nodal Analysis and Two Graph Method
In this section we describe the essential features of the well known MNA method and the two graph method for electrical circuits with resistors, voltage sources and current sources.
Let G be the graph of an electrical network, A r be the reduced incidence matrix of G (obtained from incidence matrix by dropping one row per connected component) and G be the conductance matrix. Let A r = [A rG , A rJ , A rE ] the partitions of columns corresponding to conductances, current sources and voltage sources. Then the MNA equations are
If the bottom right zero submatrix of the coefficient matrix is say more than 1% of the size of the latter, iterative methods of solution of linear equations do not converge.
The two graph method is described in [3] . We present an algorithmically improved version. We first build two derived graphs G 1 and G 2 from G. G 1 is obtained by short circuiting and removing all the voltage source edges of G. Let t be the tree of G 1 . G 2 is obtained by short circuiting and removing the branches in t. Let 
In the above the main computational burden is that of solving the linear equation given in equation 3. All the remaining computation can be achieved by linear time graph theoretic algorithms, as we show below. The coefficient matrix of equation 3 is positive definite and, if there are n nodes and V voltage sources, of size (n − V − 1). Note that in the case of MNA, the size is (n + V − 1). In practical electrical circuits difference is not substantial because the number of voltage sources is small. But, as we mentioned earlier, circuits which result when optimization problems are transformed have a large number of voltage sources and in this situation the difference is significant. The analysis proceeds as follows.
1. Equation 2 is solved graph theoretically by computing node potentials v n in G 2 corresponding to tree voltages v E . This can be done by traversing the entire tree once.
Equation 3
is solved as a set of linear equations. This can be done through a sparse LU solver or say by using CG.
We then have
The two terms on the right are equivalent to branch voltage computations in terms of node potentials.
4. i G is computed as Gv G where v G is the conductance branch voltage vector.
Equation 5
is solved graph theoretically. In [3] , this was done by building fundamental circuits. In the present simulator we use an improved algorithm which uses a two step process.
(a) Compute the current entering the tree at each node from e currents of cotree branches incident at the node.
(b) Do a Breadth First Search (BFS) on the tree and make it into a rooted tree. Compute the currents in the leaf branches first and work upwards to higher levels. We illustrate step (b) through an example shown in Figure 1 . In Figure 1 suppose at each node n j current c j is entering. Current in branch e j is denoted by i j . We find i 9 = −c 10 , 
Min cost flow problem
In this section we describe the min cost flow problem (see for instance [2] ) and its electrical equivalent circuit [4] .
Definition: Min cost flow
Let G(V, E) be a directed graph having for every edge (i,j) ∈ E a nonnegative capacity c ij and cost b ij . The min cost flow problem is defined as minimizing 
Figure 2. Network Flow Graph with cost
Net outward flow at S is non-negative and at T is nonpositive. We assume supply at each node in the flow graph, except at source S and sink T , is zero. The cost of flow in each branch is x ij b ij . We can include an additional brancĥ e of an appropriate flow from S to T so that net flow at each node of flow graph is zero. This means Kirchoff's current equations are satisfied at every node of equivalent electrical circuit. The objective is to find flow distribution in such a way so that total flow cost is minimized.
In general, optimization problems where a natural minmax type of duality condition arises, can be posed as electrical network solution problems. The primal and dual variables when augmented in some way, behave like current and voltage variables in corresponding electrical network. Min cost flow problem can also be treated in the same way. Its formulation as an electrical network problem is given below.
Let G 1 be the graph of flow network (excluding the edge from S to T ), G be the graph obtained by adding a branch from T to S to the graph G 1 . A be the incidence matrix of G. Let A be partitioned into two parts (A 1 , Aê), where A 1 (incidence matrix of G 1 ) and Aê (incidence matrix column for edge from S to T ). Let i 1 be the vector representing flow through edges of G 1 and iê be the flow in edgeê. Let c 1 and b 1 be the capacity and cost vectors respectively. Since net outward flow on each node is zero, we can say that
The capacity constraint is given by 
If both primal and dual problem have feasible solutions, they also have optimum solution on which the primal and dual objective functions reach equal values. This constraint with that of the feasibility conditions can be posed as that of an electrical network. The Kirchoff current and voltage constraints along with the device characteristics form primal and dual constraints together with the optimality constraint b of the flow graph can be transformed into the composite branch shown in figure 3 and branch from T to S is replaced by a current source of value Fê. Usually this source would be specified through some prior computation. In our case, we have taken this to be 1 Ampere. Cost and capacity of an edge of flow graph are modeled as voltage source and current source of values b(e) and c(e)
to T . It should be noted that the non-positive voltages appear across diodes. Optimality constraint has an interpretation that the power absorbed by all the voltages sources is equal to the power delivered by all the current sources including the one being inserted between S and T . Since the diodes used are ideal in nature, this condition gets fulfilled in the equivalent electrical network. 
Figure 3. Electrical equivalent of a branch in flow graph
We solve the electrical network equivalent to the min cost flow problem by using our DC Analyzer. In our case the ideal diode is replaced by a smooth practical diode approximation as shown in figure 4 with the usual exponential characteristic but without any dynamic elements used for modelling. The diode characteristic is given by I s = I o exp( Vs Vt − 1). Here, I s and V s are the current and voltage through practical diode. In the Newton-Raphson [7] procedure at each iteration, we solve a linear electrical circuit where the practical diode characteristic is replaced by an appropriate straight line characteristic which amounts to replacing diode by a conductance in parallel with a current source of appropriate value.
Various min cost flow problem instances have been solved by using flow simulator based on DC Analyzer and a public domain Primal-Dual algorithm based min cost flow simulator mcf-1.3 [5] which is an implementation of a pri-V I Figure 4 . Practical diode characteristic mal and a dual network simplex algorithm described in detail, for instance, in [2] . We have solved min cost flow graphs having both saturated and unsaturated edges using DC Analyzer based flow simulator. Our solution for the 100, 000 node flow graph differed by 5% from the solution given by Primal-Dual algorithm based min cost flow simulator. Results are given in the section 4 for various randomly generated planar flow graphs.
Experimental results
In this section, simulation results are presented for the circuit analysis performed using linear DC analyzer and nonlinear DC Analyzer on different randomly generated planar and nonplanar circuits. The circuits used for the simulation have 20% voltage sources and 20% current sources of total number of edges present in the circuit. We term these circuits as RVJ circuits. We are using such a high number of voltage sources in simulating all the electrical circuits because the combinatorial optimization problems e.g. Min Cost flow problem, when converted into electrical circuit problems result in a large number of voltage sources.
Random planar circuits generated are of two types, dense grid and uneven window type circuits. In both the cases, nodes are divided into two parts, nodes which form grid and nodes which are placed inside the window of the grid. For dense grid type planar circuits, nodes which are placed inside window are joined with all the neighbouring nodes and in case of uneven window type circuits, first window is randomly selected and then nodes are placed inside window are joined but not with all neighbouring nodes. Again, for dense grid type circuits, all columns of grid are joined with resistances or current sources but for uneven window type circuits only randomly picked columns are joined.
Random non planar circuits generated are also of two types, sparse nonplanar and dense nonplanar circuits. In both the cases, a tree is generated and voltage sources are placed in random positions on the tree and resistances are placed in all the vacant tree locations. Then all the nodes of degree one are attached together or with other nodes of degree > 1 to make the circuit connected. Remaining resistances and current sources are placed in the circuit in such a way that they don't form self loops. For sparse nonplanar circuit, node degree is controlled but for the dense nonplanar circuits, a high node degree limit is imposed and number of voltage sources is limited by the number of tree branches for avoiding voltage sources to form loops.
Simulation results of linear circuits with DC Analyzer v/s fastest commercial simulator
In this section simulation results are presented for the random planar linear electrical circuits consisting of resistances, current sources and voltage sources using DC-Analyzer and fastest commercial simulator. Our aim here is merely to emphasize that there is a need to build a special purpose DC-Analyzer if one is to solve combinatorial optimization problems by this method. Commercial simulators do a great deal in addition to the solution of differential equations, all of which adds to the time even in the DC analysis case. Circuits consisting of 20% voltage and 20% current sources (RVJ circuits, Table 1 ) have been simulated with fastest commercial simulator and our DC analyzer on a dual Sparc processor based SunFire 280R machine having 8GB RAM. t dcAna and t commSim is the time taken in solving the same circuits on our DC-Analyzer and fastest commercial simulator respectively. Fastest commercial simulator takes two iterations to solve a DC circuit. Fastest commercial simulator performs poorly in simulations of RVJ circuits. It is because that these simulators are MNA based and they solve bigger matrix than the two graph method based DC analyzer for the same circuit.
Circuit

CG Results with DC Analyzer
In this section, we present simulation times for the random planar and non planar circuits having resistances, current and voltage sources as elements ( Table 3 . Analysis time of electrical non planar circuits with PCG based DC analyzer not work better than sparse LU when the experiments were performed. However, improved CG versions are now doing much better. We are working in the direction to make preconditioned CG perform better than sparse LU to solve sparse matrix associated with planar circuits. However, for non planar circuits, preconditioned CG algorithm outperforms sparse LU significantly. Results given in Table 3 supports the same. "-" in the Table 3 shows that the simulation was not performed for the corresponding circuits.
Flow Simulation Results
In this section we present simulation results of solving random planar flow graphs of two types, one which contains all unsaturated edges (Table 4 ) and another which contains both saturated and unsaturated edges (Table 5) . Our randomly generated directed planar flow graphs are topologically same as that of a dense connected grid in which Proceedings of the 19th International Conference on VLSI Design (VLSID'06) each window of the grid has a node connected to all of its neighbours. Cost and capacity of each edge in the flow graph is same as that of the branch voltage and branch current flowing in a circuit topologically equivalent to the flow graph. This circuit has 1 ohm resistance in place of each flow edge and a current source of 1 Ampere connected between source and sink node. The solution (branch voltages and currents) of this circuit gives the cost and capacity of edges of flow graph. For an example, fg100k is a random planar flow graph of 100, 000 nodes and 300, 000 edges. Its equivalent electrical circuit containing voltage sources, current sources and diodes has approximately 700, 000 nodes and 1, 200, 000 edges. Here, t fsDC is the time taken by our DC analyzer based flow simulator in finding the solution, approximate min cost flow cF S of a flow graph fGraph. t MS is the time taken by public domain min cost flow simulator mcf-1.3 [5] Table 5 . Min cost flow graph results : with both unsaturated and saturated edges by the min cost flow simulator mcf-1.3 [5] . Efforts are presently underway to improve the accuracy. Our simulator is substantially slower and requires much greater memory. However, we have made some progress in converting our approximate solution to exact solution and our improved version of DC analyzer will be much faster and compete better for larger circuits. It will be CG based and will use memory more efficiently.
Remark
The results of this subsection might raise the question as to why one should attempt to solve such problems by transformation to electrical circuits if the performance comparison is so unfavourable. The reason is that with a single solver one can tackle a whole host of combinatorial optimization problems -so one could think in terms of an FPGA based dedicated solver which does the DC simulation. But before building such a solver the basic analyzer must be made as efficient as possible. Our efforts are therefore in this direction.
Conclusion
The results presented in this paper indicate that our Two Graph method and Conjugate Gradient based DC analyzer performs significantly better than existing MNA based simulators for RVJ circuits. If combinatorial optimization problems are to be solved by transforming them to equivalent electrical networks, our DC analyzer appears the most suitable among existing simulators to use. For general nonplanar circuits, preconditioned conjugate gradient method appears the best way to solve the resulting linear equations. Real speedups in the analyzer will therefore be through improvement in the preconditioning heuristics for the Conjugate Gradient method.
